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Speciﬁc ON-resistanceAbstract In this paper, a RESURF high voltage (HV) nLDMOS is designed in 0.35 lm BiCMOS
technology (STMicroelectronics technology-like). Optimization of the key device/process parame-
ters of the device is performed using analytical approach and veriﬁed using advanced 2D numerical
simulation. The results show excellent RON,SP/BV trade-off (BV  400 V and RON,SP= 9.5 mX cm2
for Tepi = 4 lm and LDrift= 17 lm) without any added process complexity. The maximum
obtained drain current is 1.8 mA/lm at a gate voltage of 5 V. The designed device is suitable for
smart power integration.
 2014 Faculty of Engineering, Ain Shams University. Production and hosting by Elsevier B.V. This is an
open access article under the CC BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/).1. Introduction
In recent years lateral double-diffused MOS transistors
(LDMOSFETs) have become the preferred devices for mono-
lithic high-voltage and smart power applications. Reducing
RON,SP while maintain the breakdown voltage rating has been
the main issue of the smart power devices. These two electrical
parameters tend to have conﬂicting requirements. Hence, the
optimization of the LDMOS is a crucial step in the process
design cycle [1–4].
There are two major categories of LDMOS devices. One is
a conventional LDMOSFET, and the other is a RESURF
LDMOSFET. The conventional LDMOSFETs usually require
thick and low doped epitaxial layer, which makes them difﬁ-
cult to integrate with low-voltage circuitry. Because of the
high-resistivity epitaxial layer, the ON-state resistance of such
devices is large. But, when the RESURF concept is applied, it
502 M. Abouelatta-Ebrahim et al.gives the best trade-off between the breakdown voltage and the
ON-resistance [5].
A lot of work has been done in the characterization of
LDMOSFETs in the literature starting from the late ’70. Still,
there is some confusion concerning the origin of special phe-
nomena like, for instance, quasi-saturation and explanation
of the capacitive behavior of the HV device as a function of
the biasing conditions. Unfortunately, this matter was not
treated in a thorough manner, most of the times only a few
characteristics, that do not cover the entire voltage domain,
being presented.
Device simulation with TCAD (technology computer-aided
design) tools have proven to play an important role for the
design engineers and researchers to analyze, characterize, and
develop new devices. It saves time and lowers the cost of design
when compared to the experimental approach. In addition, it
allows seeing physical effects clearly in the semiconductor
devices concerning new device concepts. Therefore, advanced
TCAD tools (ISE-TCAD) are used to investigate the physical
phenomena and electrical characteristics [6].
In this paper, optimization is ﬁrst performed using analyt-
ical approach and then veriﬁed using 2D numerical simulation
to obtain the best trade-off between speciﬁc on-resistance
RON,SP and breakdown voltage BV, and to shrink the feature
size without degrading device characteristics.
The LDMOS is designed using the standard layers of the
0.35 lm BiCMOS technology (STMicroelectronics technol-
ogy-like) [7]. The ON-state characterizations of the device
are performed after introducing a drain buffer-layer.
2. RESURF nLDMOS structure
The RESURF concept gives the best trade-off between the
breakdown voltage and the ON-resistance of lateral devices.
The technique provides the ability to form high-voltage lateral
devices using an inherently low-voltage IC technology [8–10].
In optimal RESURF’ing condition, the lateral electric ﬁeld
becomes minimum and the breakdown voltage of the lateral
device is mainly due to the vertical junction between the drift
layer and the substrate. The RESURF equations are found
in [8,9].
The schematic cross-section of a RESURF-nLDMOS is
shown in Fig. 1. In this structure, the effective channel length
LCH is deﬁned by the difference in the lateral diffusions of the
P-body and the N+-source regions (lateral double-diffusedDrain 
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Figure 1 The schematic cross-section of the RESURF LDMOS.MOS transistor). So, the doping in the channel is laterally
graded along the channel length from the N+-source to the
K-point, which is called the intrinsic drain (the metallurgical
junction between the P-body and the N-epitaxy regions). The
LDMOS channel length depends only on the process (the ver-
tical junction depth and doping concentration) and not on the
device layout [11].
By introducing the P+ doping region, the channel is
grounded through the P-substrate. Hence, the punch-through
breakdown is impossible between the source and the substrate.
LACC is the length of the accumulation region, that is formed
in the linear region of operation when VG–VFB > VK. LGFP
and LDFP are the lengths of ﬁeld plates of the gate and the
drain, respectively, which are used to overcome the curvature
of the junctions, and hence to reduce the surface electric ﬁeld
in the gate and drain regions. LDrift and Tepi are the length
and the thickness of the drift region, respectively.
3. RESURF LDMOS design
In this section, the RESURF LDMOS structure in Fig. 1 is
optimum designed by using the RESURF principle. Analytical
conditions for the optimum epitaxial doping concentration
(Nepi,opt) and the minimum drift length (LDriftmin) are derived
[12].
3.1. The optimum epitaxial doping concentration (Nepi,opt)
Starting from a deﬁned substrate concentration
Psub = 3.0 · 1015 cm3, the optimum epitaxial concentration
(Nepi,opt.) is the concentration which achieves maximum break-
down voltage of the structure and gives the best trade-off
between the breakdown voltage and the ON-resistance. This
occurs by applying the optimumRESURF’ing condition [9,10].
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Figure 2 The optimum epitaxial doping concentration as a
function of the epitaxial layer thickness.
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Figure 3 Breakdown voltage and speciﬁc ON-resistance as a
function of epitaxial doping concentration at LDrift = 21.5 lm.
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where Xver represents the P-sub/N-epi depletion region exten-
sion into the N-epi layer at a given applied voltage and Ecver
is the critical electric ﬁeld, which is given by [13]:
Ecver ¼ 4010 N1=8D ð5Þ
Combining Eqs. (4) and (5),
) Nepi;opt ¼ es4010
qTepi
" #8=7
ð6Þ
As evident by Eq. (6) (Fig. 2), the optimum epitaxial con-
centration Nepi,opt is dependent only on the epitaxial layer
thickness Tepi. Actually, in the optimum case, the breakdown
is limited by the drift length LDrift. So, to achieve breakdown
at the vertical P-sub/N-epi junction,
) LDrift P BVver
Ec
ð7Þ3.2. The speciﬁc ON-resistance (RON,SP)
The ON-resistance of the LDMOS composed of four
components,
RON ¼ RNþsource þ RCH þ RDrift þ RNþdrain ð8Þ
where RN+source and RN+drain are the source and drain contact
resistances, RCH is the channel resistance and RDrift is the drift
region resistance and is given by:
RDrift ¼ LDrift
qlNepi Nepi Tepi Z
ð9Þ
RON;SP ¼ RON  ZWP ð10Þ
where Z is the device width andWP is the pitch length. RDrift is
the dominant resistance in RON,SP. So, there is a conﬂict
between the value of the breakdown voltage and the value of
the speciﬁc ON-resistance.
4. RESURF LDMOS parametric analysis
In this section the LDMOS parameters are optimized by using
2D TCAD numerical simulations. There are many device/pro-
cess parameters that should be optimized to achieve the
required characteristics [12,14]. The drift region doping con-
centration Nepi, thickness Tepi, and length LDrift are optimized
by applying the RESURF principle to achieve proper break-
down voltage (BV) and speciﬁc ON-resistance (RON,SP) for
certain substrate doping concentration Psub.
The RESURF principle helps to achieve maximum break-
down voltage by reducing the surface electric ﬁeld. To over-
come the junction curvature and reduce further the surface
electric ﬁeld, ﬁeld plates at the gate and the drain are used [13].
4.1. Effect of the epitaxial doping concentration (Nepi)
In this sub-section, the effect of the drift length LDrift and epi-
taxial doping concentration Nepi on the breakdown voltage
(BV) and speciﬁc ON-resistance (RON,SP) are discussed. Also
the distribution of the potential and the electric ﬁeld is shown.A substrate doping concentration Psub of 3 · 1015 cm3 and
epitaxial thickness Tepi of 4 lm are used.
The breakdown voltages (BV) and the speciﬁc ON-resis-
tances (RON,SP) of the LDMOS structure for different epitaxial
doping concentrations Nepi are shown in Fig. 3.
The breakdown voltage increases with increasing the epi-
taxial doping concentration until Nepi = 6.0 · 1015 cm3, then
it decreases with increasing the doping concentration. This
result reﬂects very well the RESURF principle which stated
that the maximum breakdown voltage is achieved at Nepi,opt
(see Fig. 2).
For our case, the maximum breakdown voltage is achieved
in the vicinity of Nepi = 6.0 · 1015 cm3. From Fig. 2 for
Tepi = 4 lm, Nepi,opt = 6.1 · 1015 cm3, which is independent
on the substrate doping concentration Psub. The speciﬁc ON-
resistances (RON,SP) decreases with increasing the doping con-
centration (see Eq. (10)). The potential distributions of the
LDMOS at breakdown for three different values of Nepi are
shown in Fig. 4.
When the epitaxial doping concentration Nepi is small
compared to Nepi,opt, the potential lines are crowded at the
drain side (over RESURF’ing condition), which means that
the maximum electric ﬁeld occurs at the drain (Fig. 4a). In
contrary, when Nepi is large compared to Nepi,opt, the poten-
tial lines are crowded at the gate side (under RESURF’ing
condition), which means that the maximum electric ﬁeld
occurs at the gate (Fig. 4b). When Nepi is in the vicinity of
Nepi,opt, the potential lines are uniformly distributed along
the drift region (optimal RESURF’ing condition) (Fig. 4c).
In this case, BV is increased and the surface electric ﬁeld is
decreased [15].
The electric ﬁeld distribution is shown in Fig. 5 for the same
cases of Nepi of Fig. 4. For Nepi = 2.0 · 1016 cm3, a high elec-
tric ﬁeld is seen at the gate edge and only a low electric ﬁeld is
found at the drain edge and the avalanche breakdown occurs
at the gate. In this case, the generated electrons move toward
the gate oxide (hot carriers effect) and cause shift of the thresh-
old voltage of the device and this cause degradation of all the
device performance.
For the other extreme case when Nepi = 1.0 · 1014 cm3, it
is noticed that the slope of the electric ﬁeld changes its sign
which means that the type of doping of the drift region is chan-
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Figure 6 Breakdown voltage and speciﬁc ON-resistance as a
function of the drift length at Nepi= 6.0 · 1015 cm3.
Figure 4 Potential distribution at breakdown for (a) Nepi = 1.0 · 1014 cm3, (b) Nepi = 2.0E + 16 cm3, and (c) Nepi= 6.0 · 1015 cm3,
at LDrift = 21.5 lm.
Figure 5 Electric ﬁeld distribution for different epitaxial doping
concentrations at LDrift = 21.5 lm.
504 M. Abouelatta-Ebrahim et al.ged. So, the P-body/N-epi junction is no longer critical and the
avalanche breakdown occurs at the drain junction. In this case,
the generated holes move toward the source and can turn-ON
the parasitic bipolar transistor formed from the source region,
the body region, and the epitaxial region. If this parasitic tran-
sistor turns-ON, a snap-back is occurred in the ID–VDS charac-
teristics and this limits the safe operating area of the LDMOS.For Nepi = 6.0 · 1015 cm3, the electric ﬁeld is uniformly
distributed along the drift region and the avalanche break-
down occurs in the space charge region of the vertical diode
between the epitaxial layer and the substrate. In this case the
surface electric ﬁeld is reduced. This reduction of the electric
ﬁeld helps to avoid the previous problems and to increase
the breakdown voltage of the device.
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In Fig. 6, the breakdown voltage and speciﬁc ON-resistance
are drawn as a function of the drift length (LDrift) for
Nepi = 6.0 · 1015 cm3.
It can be easily seen from Fig. 6 that the maximum BV is
approximately unchanged for LDriftP 14.5 lm. For smaller
values, BV is decreases progressively, which is matched with
the RESURF analysis and Eq. (7) for LDriftmin.
For all drift lengths, the electric ﬁeld is distributed along the
drift region, but its values are increased with decreasing the
drift length. So, for best trade-off among the breakdown volt-
age, the surface electric ﬁeld, and the speciﬁc ON-resistance,
LDrift = 17.5 lm, and Nepi = 6.1 · 1015 cm3 can be taken in
our design.
4.3. Effect of Tepi for Ldrift = 17.5 lm
From Fig. 2, the optimum value of the epitaxial doping con-
centration at constant drift length is only a function of the drift
thickness; this effect is illustrated in Fig. 7a. In Fig. 7b, the spe-
ciﬁc ON-resistance as a function of Nepi is shown and the
results are agreed with the analytical expression of Eq. (10).
5. The technological steps of the Buffered RESURF-LDMOS
For lateral HV devices at high current density, the moving car-
riers inﬂuence the depleted charge, which result in higher elec-
tric ﬁeld near N/N+ junction. This is called Kirk effect. In the
ON-state, signiﬁcant amount of negative charge adds to the
positive space charge of the N-type drift region. It leads to a
shift of the potential lines toward the drain. Several methods
have been proposed to alleviate Kirk effect. Adding an N-buf-
fer region, whose concentration is higher than the drift region
while lighter than the drain region has been well known.
The Buffered RESURF-LDMOS is a RESURF-LDMOS
with Buffer layer added to the drain. This Buffer layer is added
to decrease the electric ﬁeld crowding at the drain to alleviate
the Kirk-effect [13] and to overcome the phenomenon of snap-
back. This layer with the RESURF effect is the key to enlarge
the Safe Operating Area (SOA) [16] and to get the best trade-
off between the breakdown voltage and the ON-resistance.(a)
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Figure 7 (a)Breakdown voltage and (b) speciﬁc ON-resistaFrom Fig. 4, it is observed that the values of the potential
contours in the P+ sinker are very small compared to the
punch-through breakdown voltage. Hence, the P+ sinker
implant step can be omitted from the process ﬂow.
By using the derived optimum parameters, the technologi-
cal process steps of the general purpose RESURF LDMOS
are shown in Table 1, with the P-BODY and N-BUFFER
are add-on steps for The Buffered LDMOS.
Using the process steps in Table 1, the 2D cross-section of
the device with doping proﬁles for lateral and vertical cuts is
shown in Fig. 8. By using the Buffer layer, the BV is reduced
by a factor of 8.15%, and the RON,SP is reduced by a factor
of 8.65%.
6. The ON-state characteristics of Buffered RESURF-LDMOS
The intrinsic drain VK is of great interest for the characteriza-
tion and modeling purposes. The associated surface potential
of the K-point is VK or WSL [17].
The intrinsic MOS device behaves like a low voltage MOS-
FET, the potential of the K-point remains low even when VDS
and VGS are increased as shown in Fig. 9. Obviously, this volt-
age in conjunction with the one applied on the gate gives the
operation regime of the intrinsic MOSFET.
From Fig. 9a, the K-point voltage rises with VDS, as an
increase in the drain voltage leads to a raise of the voltage drop
on each part of the device. Fig. 9b shows that, the K-point
voltage raises ﬁrst with VGS, then, after exceeding the peak,
this voltage decreases. The explanation is strongly related on
the charge analysis. The voltage VDS creates a depleted area
in the drift region and the major part of the drain voltage
drops on this depleted area, so for constant VDS with the
increase of VGS the K-point voltage increases.
In the same time, the increase of gate voltage creates an
accumulation area at the surface of the thin oxide at the drain
side. When this accumulation charge is enough high to com-
pensate the depleted part of the drift zone and to create a con-
ductive channel, VK potential reaches the maximum. Once the
channel is formed in the drift zone, the potential lines redistrib-
ute all over the length of the conduction path, from the source
to the drain. The redistribution of the potential lines at con-
stant drain voltage leads to the decrease of the VK function
of gate voltage.(b)
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Table 1 The technological process steps of Buffered RESURF LDMOS.
Process steps Process details
SUBSTRATE Boron, orientation = Æ100æ, Concentration = 3 · 1015 cm3
EPITAXY Phosphorus, thickness = 4 lm, Concentration = 6.1 · 1015 cm3
LOCOS Thickness = 0.8 lm
P-BODY Boron, Dose = 2 · 1013 cm2
N-BUFFER Phosphorus, Dose = 8 · 1013 cm2
CHANNEL DOPING Boron for VTH adjustment, Dose = 2 · 1011 cm2, Energy = 30 keV
GATE FORMATION Gate oxide thickness = 0.01 lm, Polysilicon thickness = 0.5 lm, Poly doping with Arsenic,
Dose = 4 · 1015 cm2, tilt = 7
SOURCE/DRAIN Arsenic, Dose = 4 · 1015 cm2
BPSG Thickness = 0.5 lm
METALIZATION
506 M. Abouelatta-Ebrahim et al.By using the K-point potential, it is possible to obtain the
output characteristics of the intrinsic MOSFET device. It
can be easily observed from the characteristics that the dis-
tance between the currents is constant. The equal-distance
between saturated currents is the mark of the saturation phe-
nomenon via carrier velocity saturation in the intrinsic MOS
channel.
It is also observed that when the potential VK starts to
decrease from its maximum boundary as indicated by the
down arrow in Fig. 9a, the intrinsic MOSFET operates in lin-
ear mode. This is the onset of the quasi-saturation zone as the
saturation of the output characteristics of the LDMOS is due
to carrier velocity saturation in the drift-region.
6.1. DC effects in Buffered RESURF-LDMOS
The K-point (intrinsic drain) voltage provides a powerful and
robust criterion for the separation between the different satu-
ration mechanisms [18,19]. This can be depicted fromA-A
Figure 8 2D cross-section of RESUFig. 10a. We will differentiate two saturation mechanisms,
namely saturation and quasi-saturation.
6.1.1. Saturation
The saturation mechanism (see Fig. 10b) takes place in the
intrinsic MOS part is dominated by carrier velocity saturation
like in the case of normal CMOS transistors. The maximum
drain current is equal to (1.8 mA/lm) at VGS = 5 V.
6.1.2. Quasi-saturation
The quasi-saturation effect (see Fig. 10) is so far the
most interesting and discussed phenomenon in high voltage
devices.
The quasi-saturation consists in a limitation in the current
level that can be attained in the device. This limitation appears
for high gate voltages and manifests as an insensitivity of the
current to the increase in the gate voltage at high current
levels.B-B
C-C
RF LDMOS and doping proﬁles.
(a)
(b)
Quasi-saturation
Saturation
Saturation
Quasi-saturation
Step = 0.5 V
Figure 10 (a) ID–Vk characteristics of the intrinsic MOSFET (b) ID–VDS output characteristics of Buffered RESURF-LDMOS.
(a) (b)
VDS
Maximum
VGS
Step = 0.5 V
Figure 9 VK dependence on VDS and VGS.
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linear regime. This explains the linear dependence of the cur-
rent with the drain voltage, and the carrier velocity in the
drift-region is saturated.6.2. AC effects in LDMOS
The gate and drain capacitances are given as:
CGS ¼ dQGdVGS ;CGD ¼
dQG
dVGD
; where QG represents the gate charge.
Figure 11 (a) CGS dependence on VGS, and (b) CGD dependence on VGS.
508 M. Abouelatta-Ebrahim et al.Fig. 11a and b shows the variation of CGS and CGD capaci-
tances as a function of VGS, respectively. These phenomena
are explained in [20].
7. Conclusions
The inﬂuence of various design parameters on the breakdown
voltage and the ON-resistance of the RESURF-LDMOS have
been investigated through the use of an analytical approach
and 2D numerical simulation. The LDMOS can be imple-
mented using low voltage 0.35 lm BiCMOS technology using
only one extra mask. The resulting RESURF-LDMOS is suit-
able in audio ampliﬁcation because of the linearity of the
transfer characteristic.
The key device/process parameters are optimized to get the
best trade-off between RON,SP and BV, as they are inversely
related to each other. Reducing RON,SP while maintaining a
BV rating has been the main issue of smart power devices.
By applying the RESURF concept, best trade-off between
the performance parameters is achieved.
The results show excellent RON,SP/BV trade-off of
9.5 mX cm2/400 V. The maximum drain current obtained in
the simulations is 1.8 mA/lm at a gate voltage of 5 V. Also,
VK variation is extracted as a function of the gate and drain
voltages. Furthermore, it was demonstrated that the intrinsic
MOS device behaves like a low voltage MOSFET; the poten-
tial of the K-point remains low even when VDS and VGS are
increased. Obviously, this voltage in conjunction with the
one applied on the gate gives the operation regime of the
intrinsic MOSFET.
Once again, unlike the case of a classical MOS transistor,
the device under investigation presents totally different varia-
tion for the CGD capacitance.
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